搜索资源列表
detector
- 本程序实现8位序列检测的功能-the program eight Sequence Detection functions.
lxh_xulijianceqi
- 这是1个序列检测器,可以重复检测序列,在通信方面用的较多-This is a sequence detector, can detect repeat sequence, in communications with the more
s_machine
- right.vhd 序列发生器 s_machine.vhd 序列检测器 波形图.doc 程序运行波形-right.vhd s_machine.vhd sequence generator waveform sequence detector map. doc procedures Waveform
xuliejiance
- 《序列检测器》绝对好用的EDA实验程序,已经通过测试!VHDL语言编写-"Sequence Detector" absolutely good for EDA experimental procedure, he has passed the test! VHDL language
VHDL设计的相关实验,包括4位可逆计数器
- VHDL设计的相关实验,包括4位可逆计数器,4位可逆二进制代码-格雷码转换器设计、序列检测器的设计、基于ROM的正弦波发生器的设计、数字密码锁的设计与实现。-VHDL design of experiments, including four reversible counters, four reversible binary code- Gray code converter design, the sequence detector design, the ROM-based sine w
VHDL2
- 序列信号发生器: 在系统时钟的作用下能够循环产生一组或多组序列信号的时序电路,(循环产生一组序列信号0111010011011010) 序列检测器: 检测一组或多组又二进制码组成的脉冲序列信号,当序列检测器连续收到一组或多组序列信号,如果与预先设置的码11010相同的时候,输出1,否则输出0. -Sequence of signal generator: the role of the system clock cycle to generate one or more si
xuliejiancesheji
- 用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0; -State machine used to achieve one sequence detector, which detects the serial code (1110010), the detector output 1, otherwise output 0
xulie
- FPGA或CPLD与DAC(DAC0800),产生一个序列检测器。-FPGA or CPLD with the DAC (DAC0800), produce a sequence detector.
EDA
- 60进制计数器 序列检测器 适用于MAX PLUS2程序开发-60 hexadecimal counter sequence detector for MAX PLUS2 development
111
- 使用JK触发器设计111序列检测器,当检测到输入为111时输出为1,否则为0-JK flip-flop design using the sequence detector 111, when input 111 is detected when the output 1, otherwise 0
Sequencedetector
- 用VHDL语言实现的序列检测器 (以1010111为例)-Sequence detector (for example 1010111)
seqdett
- 用于序列检测的一个模块 -Sequence detector modules
sdmlbeh
- This code implements the behavioral modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file.
sdmlstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
sdmrstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
Sequencedetector
- 序列检测器可用来检测一组或多组由二进制码组成的脉冲序列信号,这在数字通信领域有广泛的应用。当检测器连续收到一组串行二进制码后,若这组码与检测器中预制的码相同,输出为A,否则输出为B。序列检测I/O口的设计如下:设Din是串行数据输入端,clk是工作时钟,clr是复位信号,D是8位待检测预置数,QQ是检测结果输出端。-Sequence detector can be used to detect one or more sets consisting of binary code from the
VHDL_design_of_sequence_detector
- VHDL中序列检测器的设计的实验报告,包括源代码-VHDL in the design of sequence detector test reports, including the source code
sequence_detector
- 用VHDL语言实现一个序列检测器,检测到规定的序列时输出一高电平-VHDL language used to implement a sequence detector, to detect the sequence provided a high level when the output of
sequence_detector_verilog
- Sequence detector modules-Sequence detector modules
xuliejiasnceqi
- 序列检测器,用MAXPLUS2设计的,我自己的设计成果,提供给那些刚对数字设计入门的新手们-Sequence detector, using MAXPLUS2 design, design my own results to those just getting started on the digital design novices